Evyatar Hemo – Codes for high performance write and read processes in multi-level NVMs


Event Details

  • Date:

Multi-level memory cells are used in non-volatile memories in order to increase the storage density.
Using multilevel cells, however, imposes higher read and write latencies limiting high speed applications.
In this talk I will present the tradeoff between storage density and write/read performance using codes.
Codes that give high-performance write and read processes with minimal reduction in storage density will be presented.
I will describe the codes, give an analytical treatment of their information rate and speed, and compare them with more basic access schemes and upper bounds.